

Yasmin Samy

lec 4

ch 8

Sheet #6 - Co

## Computer Architecture

### Sheet (6)

- 6.1** Consider the binary numbers in the following addition and subtraction problems to be signed, 6-bit values in the 2's-complement representation. Perform the operations indicated, specify whether or not arithmetic overflow occurs, and check your answers by converting operands and results to decimal sign-and-magnitude representation.

$$\begin{array}{r}
 \textcircled{a} \quad \begin{array}{r} 110111 \\ + 111001 \\ \hline \end{array} \quad \begin{array}{r} 010101 \\ + 101011 \\ \hline \end{array} \\
 \textcircled{b} \quad \begin{array}{r} 111110 \\ - 100101 \\ \hline \end{array} \quad \begin{array}{r} 100001 \\ - 011101 \\ \hline \end{array} \\
 \textcircled{c} \quad \begin{array}{r} 000111 \\ - 111000 \\ \hline \end{array} \quad \begin{array}{r} 011010 \\ - 100010 \\ \hline \end{array}
 \end{array}$$

- 6.9** Show that the logic expression  $c_n \oplus c_{n-1}$  is a correct indicator of overflow in the addition of 2's-complement integers, by using an appropriate truth table.

- 6.10** (a) Design a 64-bit adder that uses four of the 16-bit carry-lookahead adders shown in Figure 6.5 along with additional logic to generate  $c_{16}$ ,  $c_{32}$ ,  $c_{48}$ , and  $c_{64}$ , from  $c_0$  and the  $G_i^{II}$  and  $P_i^{II}$  variables shown in this figure. What is the relationship of the additional logic to the logic inside each lookahead circuit in the figure?  
*Figure 6.5*
- (b) Show that the delay through the 64-bit adder is 12 gate delays for  $s_{63}$  and 7 gate delays for  $c_{64}$ , as claimed at the end of Section 6.2.1.
- (c) Compare the gate delays to produce  $s_{31}$  and  $c_{32}$  in the 64-bit adder of part (a) to the gate delays for the same variables in the 32-bit adder built from a cascade of two 16-bit adders, as discussed in Section 6.2.1.
- 6.11** (a) How many logic gates are needed to build the 4-bit carry-lookahead adder shown in Figure 6.4?
- (b) Use appropriate parts of the result from Part (a) to calculate how many logic gates are needed to build the 16-bit carry-lookahead adder shown in Figure 6.5.
- 6.12** Show that the worst case delay through an  $n \times n$  array of the type shown in Figure 6.6b is  $6(n - 1) - 1$  gate delays, as claimed in Section 6.3.  
*Figure 6.6b*

**6.17** Multiply each of the following pairs of signed 2's-complement numbers using the Booth algorithm. In each case, assume that A is the multiplicand and B is the multiplier.

- (a)  $A = 010111$  and  $B = 110110$
- (b)  $A = 110011$  and  $B = 101100$
- (c)  $A = 110101$  and  $B = 011011$
- (d)  $A = 001111$  and  $B = 001111$

**6.18** Repeat Problem 6.17 using bit-pairing of the multipliers.

**6.19** Indicate generally how to modify the circuit diagram in Figure 6.7a to implement multiplication of signed, 2's-complement,  $n$ -bit numbers using the Booth algorithm, by clearly specifying inputs and outputs for the Control sequencer and any other changes needed around the adder and A register.

\*) Using non-restoring division perform the operation  $A \% B$  on the five bit numbers  
 $A=10101$  and  $B=00101$ .

Sheet # 6  
Solution

$\rightarrow L \leftarrow (1 \dots)$   
 $\rightarrow R \leftarrow (0 \dots)$

## Chapter 6 – Arithmetic

### 6-bit Signed

**ANSWER**

6.1. Overflow cases are specifically indicated. In all other cases, no overflow occurs.

$$\begin{array}{r} 010110 \\ + 001001 \\ \hline 011111 \end{array} \quad \begin{array}{r} (+22) \\ + (+9) \\ \hline (+31) \end{array} \quad \begin{array}{r} 101011 \\ + 100101 \\ \hline 010000 \end{array} \quad \begin{array}{r} (-21) \\ + (-27) \\ \hline (-48) \end{array} \quad \begin{array}{r} 111111 \\ + 000111 \\ \hline 000110 \end{array} \quad \begin{array}{r} (-1) \\ + (+7) \\ \hline (+6) \end{array}$$

overflow

$$\begin{array}{r} 011001 \\ + 010000 \\ \hline 101001 \end{array} \quad \begin{array}{r} (+25) \\ + (+16) \\ \hline (+41) \end{array} \quad \begin{array}{r} 110111 \\ + 111001 \\ \hline 110000 \end{array} \quad \begin{array}{r} (-9) \\ + (-7) \\ \hline (-16) \end{array} \quad \begin{array}{r} 010101 \\ + 101011 \\ \hline 000000 \end{array} \quad \begin{array}{r} (+21) \\ + (-21) \\ \hline (0) \end{array}$$

overflow

$$\begin{array}{r} 010110 \\ - 011111 \\ \hline (-9) \end{array} \quad \begin{array}{r} (+22) \\ - (+31) \\ \hline \end{array} \quad \begin{array}{r} 010110 \\ + 100001 \\ \hline 110111 \end{array}$$

$$\begin{array}{r} 111110 \\ - 100101 \\ \hline (-2) \\ - (-27) \\ \hline (+25) \end{array} \quad \begin{array}{r} 111110 \\ + 011011 \\ \hline 011001 \end{array}$$

$$\begin{array}{r} 100001 \\ - 011101 \\ \hline (-31) \\ - (+29) \\ \hline (-60) \end{array} \quad \begin{array}{r} 100001 \\ + 100011 \\ \hline 000100 \end{array} \quad \text{overflow}$$

$$\begin{array}{r} 111111 \\ - 000111 \\ \hline (-1) \\ - (+7) \\ \hline (-8) \end{array} \quad \begin{array}{r} 111111 \\ - 111001 \\ \hline (-1) \\ - (+7) \\ \hline (-8) \end{array} \quad \begin{array}{r} 111111 \\ - 111001 \\ \hline (-1) \\ - (+7) \\ \hline (-8) \end{array}$$

$$\begin{array}{r} 000111 \\ - 111000 \\ \hline (+7) \\ - (-8) \\ \hline (+15) \end{array} \quad \begin{array}{r} 000111 \\ - 001000 \\ \hline 001111 \end{array}$$

$$\begin{array}{r} 011010 \\ - 100010 \\ \hline (+26) \\ - (-30) \\ \hline (+56) \end{array} \quad \begin{array}{r} 011010 \\ + 011110 \\ \hline 111000 \end{array} \quad \text{overflow}$$

$$\begin{array}{r} -9 \\ 4 \\ 9 \\ 21 \\ 21 \\ 31 \end{array} \quad \begin{array}{r} -21 \\ 7 \\ 7 \\ 21 \\ 21 \\ 31 \end{array} \quad \begin{array}{r} -31 \\ 1 \\ 1 \\ 21 \\ 21 \\ 21 \end{array}$$

$$\begin{array}{r} 001001 \\ 215 \\ 215 \\ 215 \\ 215 \\ 215 \end{array} \quad \begin{array}{r} 010101 \\ 215 \\ 215 \\ 215 \\ 215 \\ 215 \end{array} \quad \begin{array}{r} 011111 \\ 215 \\ 215 \\ 215 \\ 215 \\ 215 \end{array}$$

$$\begin{array}{r} -27 \\ 27 \\ 27 \\ 27 \\ 27 \\ 27 \end{array} \quad \begin{array}{r} +22 \\ 22 \\ 22 \\ 22 \\ 22 \\ 22 \end{array} \quad \begin{array}{r} +26 \\ 26 \\ 26 \\ 26 \\ 26 \\ 26 \end{array}$$

$$\begin{array}{r} (100101)_2 \\ 2^5 \\ (101011)_2 \\ 2^5 \\ (101101)_2 \\ 2^5 \end{array} \quad \begin{array}{r} (101101)_2 \\ 2^5 \\ (101101)_2 \\ 2^5 \\ (101101)_2 \\ 2^5 \end{array}$$

$$\begin{array}{r} 10000 \\ 16 \\ 8 \\ 4 \\ 2 \\ 1 \\ 0 \end{array} \quad \begin{array}{r} 01011 \\ 16 \\ 8 \\ 4 \\ 2 \\ 1 \\ 0 \end{array}$$

$$\begin{array}{r} 16 \\ 8 \\ 4 \\ 2 \\ 1 \\ 0 \end{array} \quad \begin{array}{r} 010101 \\ 16 \\ 8 \\ 4 \\ 2 \\ 1 \\ 0 \end{array}$$

$$\begin{array}{r} 011001 \\ 16 \\ 8 \\ 4 \\ 2 \\ 1 \\ 0 \end{array}$$

$$+ (16 + 8 + 1) = + 25$$

$$\begin{array}{r} 000111 \\ 16 \\ 8 \\ 4 \\ 2 \\ 1 \\ 0 \end{array}$$

$$+ 7 = 11 + 2^4$$

# Sheet # 6

(6-1)

$$\begin{array}{r}
 + \quad 11011 \\
 - \quad 11101 \\
 \hline
 110000
 \end{array}
 \quad
 \begin{array}{r}
 (-2) \\
 (-7) \\
 \hline
 -16
 \end{array}$$


$$\begin{array}{r}
 010101 \\
 101011 \\
 \hline
 000000
 \end{array}
 \quad
 \begin{array}{r}
 (+21) \\
 (-21) \\
 \hline
 0
 \end{array}$$

$$\left.
 \begin{array}{r}
 11110 \quad (-2) \\
 -100101 \quad \frac{(-27)}{(+25)} \\
 \hline
 11110
 \end{array}
 \right\} \quad
 \begin{array}{r}
 -100001 \\
 011101 \\
 \hline
 \end{array}$$
  

$$\left.
 \begin{array}{r}
 + \quad 011011 \\
 * \quad \underline{011001} \rightarrow (16+8+1) \\
 \hline
 + \quad (25)
 \end{array}
 \right\} \quad
 \begin{array}{r}
 100001 \quad (-31) \\
 + \quad 100011 \\
 \hline
 \end{array}
 \quad
 \begin{array}{r}
 \frac{(215)}{(-60)} \\
 \hline
 10
 \end{array}$$
  

$$\left.
 \begin{array}{r}
 11110 \quad 100101 \\
 \downarrow 215 \quad \downarrow 225 \\
 000010 \quad 011011 \\
 \downarrow 2 \quad \downarrow 2 \\
 (-2) \quad (-27) \\
 \hline
 10
 \end{array}
 \right\} \quad
 \begin{array}{r}
 100001 \quad 100011 \\
 \downarrow 215 \quad \downarrow 215 \\
 011111 \quad 011101 \\
 \downarrow \quad \downarrow \\
 16+8+4+2+1 \quad 16+8+4+1 = 29 \\
 \downarrow \quad \downarrow \\
 (31) \quad (-29) \\
 \hline
 \underline{(-31)}
 \end{array}$$

(6-g)




overflow occurs:

When  $\Rightarrow x_{n-1}$  &  $y_{n-1}$  are the same

$$\begin{array}{r}
 1 \rightarrow \text{carry} \leftarrow 0 \quad 1 \\
 -\text{ve } \boxed{1} \qquad \qquad +\text{ve } \boxed{0} \\
 -\text{ve } \boxed{1} \qquad \qquad +\text{ve. } \boxed{0} \\
 \hline
 \text{overflow } \rightarrow \boxed{0} \qquad \qquad \qquad \text{overflow}
 \end{array}$$

$c_{n-1}$	$c_n$	$c_{n-1} \oplus c_n$
0	0	0
0	1	1
1	0	1
1	1	0

$\Rightarrow$  over flow



**Figure 6.4** 4-bit carry-lookahead adder.

Continuing this type of expansion, the final expression for any carry variable is

$$c_{i+1} = G_i + P_i G_{i-1} + P_i P_{i-1} G_{i-2} + \dots + P_i P_{i-1} \dots P_1 G_0 + P_i P_{i-1} \dots P_0 c_0 \quad [6.1]$$

Thus, all carries can be obtained three gate delays after the input signals  $X$ ,  $Y$ , and  $c_0$  are applied because only one gate delay is needed to develop all  $P_i$  and  $G_i$  signals,




Figure 6.5 16-bit carry-lookahead adder built from 4-bit adders (see Figure 6.4b).

Figure 6.5 shows a 16-bit adder built from four 4-bit adder blocks. These blocks provide new output functions defined as  $G_k^I$  and  $P_k^I$ , where  $k = 0$  for the first 4-bit block, as shown in Figure 6.4b,  $k = 1$  for the second 4-bit block, and so on. In the first block,

$$P_0^I = P_3 P_2 P_1 P_0$$

and

$$G_0^I = G_3 + P_3 P_2 + P_3 P_2 G_1 + P_3 P_2 P_1 G_0$$

In words, we say that the first-level  $G_i$  and  $P_i$  functions determine whether bit stage  $i$  generates or propagates a carry, and that the second-level  $G_k^I$  and  $P_k^I$  functions determine whether block  $k$  generates or propagates a carry. With these new functions available, it is not necessary to wait for carries to ripple through the 4-bit blocks. Carry  $c_{16}$  is formed by one of the carry-lookahead circuits in Figure 6.5 as

$$c_{16} = G_3^I + P_3^I G_2^I + P_3^I P_2^I G_1^I + P_3^I P_2^I P_1^I G_0^I + P_3^I P_2^I P_1^I P_0^I c_0$$


The input carries to the 4-bit blocks are formed in parallel by similar shorter expressions. These expressions for  $c_{16}$ ,  $c_{12}$ ,  $c_8$ , and  $c_4$ , are identical in form to the expressions for  $c_3$ ,  $c_2$ , and  $c_1$ , respectively, implemented in the carry-lookahead circuits in Figure 6.4b. Only the variable names are different. Therefore, the structure of the carry-lookahead circuits in Figure 6.5 is identical to the carry-lookahead circuits in Figure 6.4b. We should note, however, that the carries  $c_1$ ,  $c_2$ ,  $c_{12}$ , and  $c_{16}$ , generated internally by the 4-bit adder blocks, are not needed in Figure 6.5 because they are generated by the higher-level carry-lookahead circuits.

Now, consider the delay in producing outputs from the 16-bit carry-lookahead adder. The delay in developing the carries produced by the carry-lookahead circuits is

7

Review

6.16



4-bit with carry lookahead.

fan-in problem


$$P_i = P_0 P_1 P_2 P_3$$

$$\bar{G}_i = G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 G_0$$

$\{C_1, C_2, C_3, C_4\}$  all are generated after 3 gate delays

16-bit with carry lookahead.

using 4-bit carry lookahead.



$C_{16}$

$$\tilde{P} = \bar{P}_0 \bar{P}_1 \bar{P}_2 \bar{P}_3$$

$$\tilde{G} = \bar{G}_3 + \bar{P}_3 \bar{G}_2 + \bar{P}_3 \bar{P}_2 \bar{G}_1 + \bar{P}_3 \bar{P}_2 \bar{P}_1 \bar{G}_0$$

# Review

4-bit adder  
carry look ahead

$$C_{i+1} = G_i + G_i P_i \quad \text{①}$$

Generate  $\bar{P}_i$

$C_1, C_2, C_3, C_4$  at the same time using equation ①

3 gate delays

Generate  $\bar{P}_i, \bar{G}_i$

$$C_1 = G_0 + P_0 C_0$$

$$C_2 = G_1 + P_1 G_0 + P_1 P_0 C_0$$

$$C_3 = G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 C_0$$

$$C_4 = G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 G_0 + P_3 P_2 P_1 P_0 C_0$$

16-bit adder  
carry look ahead  
using  $4 \times 4$  bit adder.

$$C_{i+1} = \bar{G}_i + G_i \bar{P}_i \quad \text{②}$$

Generate  $\bar{P}_i$

$C_4, C_8, C_{12}, C_{16}$  all at the same time from equation ②

5 gate delays

$$C_4 = \bar{G}_0 + \bar{P}_0 C_0$$

$$C_8 = \bar{G}_1 + \bar{P}_1 \bar{G}_0 + \bar{P}_1 \bar{P}_0 C_0$$

$$C_{12} = \bar{G}_2 + \bar{P}_2 \bar{G}_1 + \bar{P}_2 \bar{P}_1 \bar{G}_0 + \bar{P}_2 \bar{P}_1 \bar{P}_0 C_0$$

$$C_{16} = \bar{G}_3 + \bar{P}_3 \bar{G}_2 + \bar{P}_3 \bar{P}_2 \bar{G}_1 + \bar{P}_3 \bar{P}_2 \bar{P}_1 \bar{G}_0 + \bar{P}_3 \bar{P}_2 \bar{P}_1 \bar{P}_0 C_0$$

$$P_i = x_i \oplus y_i$$

$$G_i = x_i y_i$$

$$\bar{P}_i = P_0 P_1 P_2 P_3$$

$$\bar{G}_i = G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 G_0$$

$\bar{P}_i \rightarrow$  available after 1 gate delay

$\bar{G}_i \rightarrow$  available after 2 gate delay

$$\bar{P}_i = \bar{P}_0 \bar{P}_1 \bar{P}_2 \bar{P}_3$$

$$\bar{G}_i = G_3 + \bar{P}_3 \bar{G}_2 + \bar{P}_3 \bar{P}_2 \bar{G}_1 + \bar{P}_3 \bar{P}_2 \bar{P}_1 \bar{G}_0$$

"  $\bar{P}_i \rightarrow$  need 3 + 1 = 4 gate delays


$\bar{G}_i \rightarrow$  need 3 + 2 = 5 gate delays

Both  $\bar{P}_i$  &  $\bar{G}_i$  will be available after 5 gate delays

- 01 -

(a)

64-bit adder using 4\*16 bit adder



$C_{i+1} = \tilde{G}_i + C_0 \tilde{P}_i \rightarrow$  will generate  $C_{16}, C_{32}, C_{48}, C_{64}$   
By the same way as previous.

$$C_{16} = \tilde{G}_0 + \tilde{P}_0 C_0$$

$$C_{32} = \tilde{G}_1 + \tilde{P}_1 \tilde{G}_0 + \tilde{P}_1 \tilde{P}_0 C_0$$

$$C_{48} = \tilde{G}_2 + \tilde{P}_2 \tilde{G}_1 + \tilde{P}_2 \tilde{P}_1 \tilde{G}_0 + \tilde{P}_2 \tilde{P}_1 \tilde{P}_0 C_0$$

$$C_{64} = \tilde{G}_3 + \tilde{P}_3 \tilde{G}_2 + \tilde{P}_3 \tilde{P}_2 \tilde{G}_1 + \tilde{P}_3 \tilde{P}_2 \tilde{P}_1 \tilde{G}_0 + \tilde{P}_3 \tilde{P}_2 \tilde{P}_1 \tilde{P}_0 C_0$$

Call delays need

$\tilde{G}_i, \tilde{P}_i \rightarrow 5$  gate delays.

$C_0 \tilde{P}_i \rightarrow 1$  gate delays.

$\tilde{G}_i + C_0 \tilde{P}_i \rightarrow 1$  gate delays

$C_{16}, G_{32}, C_{48}, C_{64}$  generate after  $\rightarrow 7$  gate delay.


⑥ as calculate previous in ⑤

$$C_{64} = 7 \text{ gate delays}$$

also  $C_{16}, C_{32}, C_{48} \rightarrow$  generated after  $7$  gate delay.

to calculate delay for  $S_{63}$

inside the last Block



$S_{63}$

$C_{48}$  produced after

$C_{60}$  produced after  
into the last  
1 bit adder

$C_{63}$  produced after  
inside the  
4-bit adder

7 gate delay.

2 more gate delays +  $\underline{\underline{7}} = 9$


2 more gate delays +  $\underline{\underline{9}} = 11$

$$(S_{63}) = C_{63} \oplus Y_{63} \oplus C_{63} \rightarrow \text{another } 1 + \text{ gate delay for XOR} = 12$$

- II -

$$= P_{63} \oplus C_{63}$$

③ 64-bit adder using  $2 * \underline{32\text{-bit adder}}$ .



$\Rightarrow$  Variables  $S_{31}$  &  $C_{32}$  produced after.

from (a) & (b) be :-


$C_{32} \rightarrow$  will be produced after 7 gate delays.  
 $S_{31} \rightarrow$  will be produced after 12 gate ~.

from 64 using  $2 * 32\text{-bit adder cascaded 16-bit}$

$C_{32} \rightarrow$  produced after 7 gate delays.  
 $S_{31} \rightarrow$  after 10 gate delays.

(Section 6.2.1)

Problem 6.11

Figure 6.4 (a) 

(a) # of gates needed to build 4-bit carry lookahead

From Figure 6.4 (a)

# of Unit	# of logic gates
B-Cell $\rightarrow$ 4	3
C <sub>1</sub>	2
C <sub>2</sub>	3
C <sub>3</sub>	4
C <sub>4</sub>	5
$P_0 = P_0 P_1 P_2 P_3$	1
G <sub>0</sub> = ...	4
Total gate delays	31

(b) # of gates required for 15 bit using 4x4-bit

We need  $4 \times 4$  bit-adder (a) =  $4 \times 31 = 128$

Carry-lookahead Logic need = 19

Total logic gates required = 143

We need to subtract logic gates

needed for  $C_4, C_8, C_{12}, C_{16} \rightarrow$  3 stages of carry lookahead



$C_8, C_4$  will  $5 \times 4 = 20$  logic gates

Total needed gates =  $143 - 20 = 123$  gates

- 13 - 219 

$$\begin{array}{r}
 & 1 & 1 & 0 & 1 \\
 \times & 1 & 0 & 1 & 1 \\
 \hline
 & 1 & 1 & 0 & 1 \\
 & 1 & 1 & 0 & 1 \\
 & 0 & 0 & 0 & 0 \\
 \hline
 & 1 & 1 & 0 & 1 \\
 \hline
 1 & 0 & 0 & 0 & 1 & 1 & 1 & 1
 \end{array}
 \quad \begin{array}{l}
 (13) \text{ Multiplicand } M \\
 (11) \text{ Multiplier } Q \\
 (14) \text{ Product } P
 \end{array}$$

(a) Manual multiplication algorithm



(b) Array implementation

Figure 6.6 Array multiplication of positive binary operands.

problem (6.12)

Cy

Sequential  
Multiplication

$$d(n) = 6(n-1) - 1$$

$$\text{ex} \Rightarrow d(4) = 6 * (3-1) - 1 = 17 \text{ gate delay}$$

for :

$$\begin{cases} \rightarrow \text{first row} = 1 \\ \rightarrow \text{other rows} = (n-2) * 4 \end{cases}$$


$$n \rightarrow \text{Last row} = 2n$$

assume  
 $d(\text{carry}) = 2$   
 $d(\text{sum}) = 2$   
Using 2x2 or

$$\text{total delay needed} = 1 + 4(n-2) + 2n$$

$$= 1 + 4n - 8 + 2n = 6n - 7$$

$$d(n) = 6n - 6 - 1 = 6(n-1) - 1$$



$$\begin{aligned} \text{total delays} &= 2+1+2+\underline{1}+2+\underline{1}- \\ &\quad +2+2+2+2 = 17 \text{ gate delays} \end{aligned}$$

6.14 The multiplication and division charts are:

$$\begin{array}{r}
 M \quad 00101 \\
 \times \quad 10101 \\
 \hline
 \end{array}$$

$A$        $Q$

A × B :			
M	00101	10101	
C	00000	10101	
0	00101	10101	Initial configuration
0	00010	11010	1st cycle
0	00001	01101	2nd cycle
0	00110	01101	3rd cycle
0	00011	00110	4th cycle
0	00110	10011	5th cycle
0	00011	01001	
product			

$$\begin{array}{r}
 000101 \quad | \quad 10101 \\
 \hline
 Q
 \end{array}$$

$av \quad 000$  A

A / B :			
M	00000	10101	
A	000101	10101	
shift subtract	000001	0 1 0 1 □	1st cycle
	111011	0 1 0 1 0	
shift add	111000	1 0 1 0 □	2nd cycle
	000101	1 0 1 0 0	
shift add	111011	0 1 0 0 □	3rd cycle
	000101	0 1 0 0 1	
shift subtract	000000	1 0 0 1 □	4th cycle
	111011	1 0 0 1 0	
shift add	110111	0 0 1 0 □	5th cycle
	000101	0 0 1 0 0	
add	000101		quotient
remainder			

Restoring division

Note :-

$$\begin{aligned}
 0 &= 0 \leftarrow 0 \\
 -1 &= 1 \leftarrow 0 \\
 +1 &= 0 \leftarrow 1 \\
 0 &= 1 \leftarrow 1
 \end{aligned}
 \quad (2^8 M)$$

(6.17) The multiplication answers are:

(a)

$\begin{array}{r} 01011 \\ \times 110110 \end{array}$	$\begin{array}{r} +23 \\ \times -10 \\ \hline -230 \end{array}$
---	---

$\begin{array}{r} 01011 \\ \times 110110 \end{array}$	$\begin{array}{r} 010111 \\ \times 0-1+10-10 \\ \hline 0 \end{array}$
---	---

sign extension

$$\begin{array}{r}
 1111111010001 \\
 0000001010111 \\
 \hline 11111000011010
 \end{array}$$

(b)

$\begin{array}{r} 110011 \\ \times 101100 \end{array}$	$\begin{array}{r} -13 \\ \times -20 \\ \hline -260 \end{array}$
--	---

$\begin{array}{r} 110011 \\ \times 101100 \end{array}$	$\begin{array}{r} 110011 \\ \times -1+10-100 \\ \hline 0 \end{array}$
--	---

sign extension

$$\begin{array}{r}
 0000000011001 \\
 11111000111 \\
 \hline 0001000000100
 \end{array}$$

(c)

$\begin{array}{r} 110101 \\ \times 011011 \end{array}$	$\begin{array}{r} -11 \\ \times -27 \\ \hline -297 \end{array}$
--	---

$\begin{array}{r} 110101 \\ \times 011011 \end{array}$	$\begin{array}{r} 110101 \\ \times +10-1+10-1 \\ \hline 0 \end{array}$
--	--

sign extension

$$\begin{array}{r}
 0000000011001 \\
 1111111010001 \\
 0000001010111 \\
 \hline 1110110101111
 \end{array}$$

(d)

$\begin{array}{r} 001111 \\ \times 001111 \end{array}$	$\begin{array}{r} 15 \\ \times 15 \\ \hline 225 \end{array}$
--	--

$\begin{array}{r} 001111 \\ \times 001111 \end{array}$	$\begin{array}{r} 001111 \\ \times 0+1000-1 \\ \hline 0 \end{array}$
--	--

$$\begin{array}{r}
 111111111100001 \\
 000001111 \\
 \hline 00000111000001
 \end{array}$$

Beta

$$\begin{array}{r}
 011011 \\
 +10-1+10 \\
 \hline 12 -1
 \end{array}$$

$$\begin{array}{r}
 +1 \rightarrow M \\
 -1 \rightarrow Z \rightarrow M \\
 +1 \rightarrow Z \rightarrow M \\
 -Z \rightarrow M \\
 0 \rightarrow S \rightarrow M
 \end{array}$$

6.18 The multiplication answers are:

(a) 
$$\begin{array}{r} 010111 \\ \times 110110 \\ \hline \end{array}$$

(b) 
$$\begin{array}{r} 110011 \\ \times 101100 \\ \hline \end{array}$$

(c) 
$$\begin{array}{r} 110101 \\ \times 011011 \\ \hline \end{array}$$

(d) 
$$\begin{array}{r} 001111 \\ \times 001111 \\ \hline \end{array}$$

$$\begin{array}{r} 0\ 1\ 0\ 1\ 1\ 1 \\ -1\ +2\ -2 \\ \hline \end{array}$$

$$\begin{array}{r} 1\ 1\ 1\ 1\ 1 \\ 0\ 0\ 0 \\ \hline 1\ 1\ 1\ 1\ 0 \\ 0\ 1\ 0\ 1\ 1\ 0 \\ 1\ 1\ 1\ 1\ 0\ 1\ 0 \\ \hline 1\ 1\ 1\ 1\ 0\ 0\ 0\ 1\ 1\ 0\ 1\ 0 \end{array}$$

$$\begin{array}{r} 1\ 1\ 0\ 0\ 1\ 1 \\ -1\ -1\ 0 \\ \hline 0 \\ 0\ 0\ 0 \\ 0\ 0\ 0\ 1\ 1\ 0\ 1 \\ 0\ 0\ 0\ 0\ 1\ 1\ 1\ 0\ 1 \\ \hline 0\ 0\ 0\ 1\ 0\ 0\ 0\ 0\ 0\ 1\ 0\ 0 \end{array}$$

$$\begin{array}{r} 1\ 1\ 0\ 1\ 0\ 1 \\ +2\ -1\ -1 \\ \hline 0\ 0\ 0\ 0\ 0 \\ 0\ 0\ 0\ 0\ 1\ 0\ 1\ 1 \\ 1\ 1\ 0\ 1\ 0\ 1 \\ \hline 1\ 1\ 1\ 0\ 1\ 1\ 0\ 1\ 0\ 1\ 1 \end{array}$$

$$\begin{array}{r} 0\ 0\ 1\ 1\ 1\ 1 \\ +1\ -1 \\ \hline 1\ 1\ 1\ 1\ 1\ 1 \\ 0\ 0\ 0\ 1\ 1\ 1 \\ 0\ 0\ 0\ 0\ 1\ 1\ 1\ 0\ 1 \\ \hline 0\ 0\ 0\ 0\ 1\ 1\ 1\ 0\ 0\ 0\ 1 \end{array}$$

- 6.19 Both the A and M registers are augmented by one bit to the left to hold a sign extension bit. The adder is changed to an  $n + 1$ -bit adder. A bit is added to the right end of the Q register to implement the Booth multiplier recoding operation. It is initially set to zero. The control logic decodes the two bits at the right end of the Q register according to the Booth algorithm, as shown in the following logic circuit. The right shift is an arithmetic right shift as indicated by the repetition of the extended sign bit at the left end of the A register. (The only case that actually requires the sign extension bit is when the  $n$ -bit multiplicand is the value  $-2^{(n-1)}$ ; for all other operands, the A and M registers could have been  $n$ -bit registers and the adder could have been an  $n$ -bit adder.)

